E.09Trace Delay and Length Matching
Enter the trace lengths to calculate delay, skew and the length tolerance that fits your timing budget.
Results
- Skew (B − A)
- —
- Delay per length
- —
- Trace A delay
- —
- Trace B delay
- —
- Allowed length mismatch
- —
- Status
- —
Formulas
- Delay per length
- t_pd = √εeff / c (c = 299.79 mm/ns)
- Skew
- Δt = (L_B − L_A) · t_pd
- Length tolerance
- ΔL_max = Δt_max / t_pd
How to use
In high-speed interfaces (DDR, PCIe, USB, Ethernet, JESD204) signals must reach the receiver at the same time. This tool gives the time difference between two traces and the length mismatch corresponding to the interface’s timing budget. Signals travel more slowly on inner layers (stripline) than on outer layers (microstrip); for traces that change layers, calculate the delay for each layer separately.
Electronics Tools
Other tools
- E.05
Impedance Calculator
- E.07
PCB Trace Current Capacity
- E.01
RMS ↔ Vpp Voltage Calculator
- E.02
dBm ↔ Power ↔ Voltage Converter
- E.03
ADC Performance Calculator
- E.04
VSWR ↔ Return Loss Calculator
- E.06
Phase Noise → Jitter
- E.08
RC / RL / LC Filter Calculator
- E.10
Noise Figure Cascade
- E.11
Alias and Nyquist Zone
- E.12
Voltage Divider and Standard Resistor Selection
